S.N.:

10/798,815

Art Unit:

2878

REMARKS

Claims 1 and 6-29 are currently pending. Claims 1, 12, 13, and 22 have been amended. Amended claims 1, 12, and 13 are supported by the description on page 5, lines 15 to 19 which discloses that "this (the buffer) enables the system 10 to capture data at a rate that is greater than the processing rate of the processor 16 until the buffer memory overflows." Claim 22 has been amended for clarification purposes only. It is respectfully submitted that no new matter has been added.

The Patent Office rejected claims 1, 6-23, and 25 under 35 U.S.C. 102(b) as being anticipated by Fujii, U.S. Published Patent Application No. 2002/0122121.

The Patent Office rejected claims 24 and 26-29 under 35 U.S.C. 103(a) as being unpatentable over Fujii.

For a claim to be anticipated, each and every claim limitation that is non-inherent must be disclosed by a reference (MPEP 2131).

Claim 1 recites

A system for displaying an image captured by a sensor array, the system comprising: a buffer for storing an output from a first plurality of sensors of a sensor array; means for processing the stored output to create an image corresponding to an output from a plurality of sensors within a first area of the sensor array, wherein the plurality of sensors within the first area of the sensor array are a subset of the first plurality of sensors; means for displaying the image; a memory for receiving and storing the image; and means for changing the image displayed by translating the first area, wherein the buffer is for enabling the system to capture the output from the first plurality of sensors at a rate greater than the processing rate of the means for processing.

Claim 12 recites

A method for displaying an image, the method comprising: temporarily storing an output from a first plurality of sensors of a sensor array; processing the stored output to create an image corresponding to an output from a plurality of sensors within a first area of the sensor array,

S.N.: Art Unit:

10/798,815 2878

wherein the plurality of sensors within the first area of the sensor array are

a subset of the first plurality of sensors; displaying the image corresponding to an output from the plurality of sensors within the first area of the sensor array; receiving and storing the image in a memory; and displaying a different image in response to a user input that is equivalent to translating the first area within the sensor array, wherein the temporary storing of the output from the first plurality of sensors occurs at a rate greater than the processing of the stored output.

Claim 13 recites

A system for displaying an image, the system comprising: a buffer for storing an output from a first plurality of sensors of a sensor comprising an N x M array of light sensors, a processor for processing the stored output to create an image comprising an n x m array of pixels corresponding to an output from an n x m subset of the N x M array of light sensors, wherein the n x m subset of light sensors are a subset of the first plurality of sensors, and for controlling a display to display the image, wherein the corresponding n x m subset is changeable in response to a user input to vary the image for display; and a memory for receiving and storing the image, wherein the buffer is for enabling the system to capture the output from the first plurality of sensors at a rate greater than the processing rate of the processor.

The Patent Office asserts that claims 1, 6 to 23, and 25 are anticipated by Fujii and that claims 24 and 26 to 29 are obvious in view of Fujii. Specifically, the Patent Office now appears to equate the buffer recited in claim 1 with the image memory 209 of Fujii and the memory recited in claim 1 with the VRAM 210 of Fujii.

Independent claims 1, 12 and 13 are not anticipated because the image memory 209 in Fujii is not a buffer which enables the system to capture data at a rate which is greater than the processing rate of the processor. As disclosed in paragraph 76, the image memory 209 is arranged to only capture one frame at a time and would not enable the digital camera 1 of Fujii to capture data at a rate greater than the processing rate of the control unit 211.

S.N.:

10/798,815

Art Unit:

2878

It would not be obvious to adapt the image memory 209 in Fujii to fall within the scope of the above amended claims because Fujii does not suggest that the image memory 209 may function as such a buffer. Fujii clearly teaches that the image memory 209 should only hold one frame of image data at a time and there is nothing that would motivate a person skilled in the art to adapt Fujii to fall within the scope of the above amended claims.

The Patent Office equates the memory recited in claim 1 with the VRAM 210 (which is a built in permanent memory). The memory card 91 is for storing the total captured sensor area (the 1600 X 1200 pixels captured by the CCD 303) and not for receiving and storing the processed image, as claimed.

Thus, claims 1 and 6-29 are allowable over Fujii.

Fujii does not anticipate claim 22 because the VRAM 210 is not a removable memory. The memory card 91 in Fujii cannot be equated with the removable memory in claim 22 because it is not "for receiving and storing the image" as recited in claim 1. Thus, claim 22 is not anticipated by Fujii for this additional reason.

The Patent Office is respectfully requested to reconsider and remove the rejections of the claims 1 and 6-29 under 35 U.S.C. 102(b) or 103(a) based on Fujii, and to allow all of the pending claims 1 and 6-29 as now presented for examination. An early notification of the allowability of claims 1 and 6-29 is earnestly solicited.

S.N.:

10/798,815

Art Unit:

2878

Respectfully submitted:

Walter J. Malinowski Ganuary 9, 2007
Walter J. Malinowski Date

Reg. No.: 43,423

Customer No.: 29683

HARRINGTON & SMITH, LLP

4 Research Drive

Shelton, CT 06484-6212

Telephone:

(203) 925-9400, extension 19

Facsimile:

(203) 944-0245

email:

wmalinowski@hspatent.com

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. BOX 1450, Alexandria, VA 22313-1450.

Date

Name of Person Making Deposit